

Real Time Implementation of Ancient Vedic Algorithm in Image Processing Applications

(Sponsored by K.S.C.S.T., Bangalore)

**A Project Report
submitted in partial fulfillment of the requirements
for the award of the Degree of Bachelor of
Engineering in Electronics & Communication
of the Visvesvaraya Technological University, Belgaum**


Submitted by

**Sameer G. Ghatikar
Gurunath b. Gadiwaddar**

**Prakash Narchi
Santoshkumar Hegre**

Under The Guidance Of

Prof. J. M. Rudagi



DEPARTMENT OF ELECTRONICS & COMMUNICATION ENGINEERING

**K.L.E SOCIETY'S
COLLEGE OF ENGINEERING AND TECHNOLOGY
UDYAMBAG, BELGAUM – 590 008**

**VISVESVARAYA TECHNOLOGICAL UNIVERSITY, BELGAUM
2008 - 2009**

ABSTRACT

Digital multipliers are indispensable in the hardware implementation of many important functions such as DCT, IDCT, FFT etc. The DCT (Discrete Cosine Transform) and IDCT (Inverse DCT) performs spatial Compression and decompression of the data and these functions are performed using Vedic algorithms. The proposed Vedic multiplier significantly improves the computational speed involved in multiplication operations of the image processing. The other advantage of Vedic algorithm stems from the fact that it can be easily realized in Hardware. In multipliers based on the Vedic algorithm, there is no visible difference between images reconstructed using Vedic multipliers and images reconstructed using standard multipliers.